Electronic Design Automation
ASIC Design,
ASIC Layout Generation,
FPGA Compilation,
Journals,
Organizations,
More »
High Level Synthesis
High Level Synthesis (or Behavioural Synthesis) is automatic compilation (translation) from a description which is relatively easy to write and read to a representation that can be automatically implemented.
Research Papers,
More »